

JP Sho 58-180093

(Translation of JP Sho 58-180093)

Specification

Title of the Invention Multilayer Circuit Board Manufacturing Method

2. Claims

A multilayer circuit board manufacturing method for forming a multilayer substrate of a hybrid integrated circuit with a condenser incorporated, the method comprising forming an interconnection conductor including an electrode for the condenser on an insulative printing substrate; providing a dielectric substance, covering said electrode; forming an insulating layer except on the dielectric substance and a conductor part for the connection to an upper circuit and making the insulating layer even with the dielectric substance; and forming an opposed electrode for the condenser.

3. Detailed Description of the Invention

The present invention relates to a method of manufacturing a multilayer circuit board including not only an interconnection conductor but also a resistor/a condenser formed in multi-layers, more specifically, a method for forming an electrode of the condenser.

To manufacture hybrid ICs or thick-film modules, the conductor interconnections are multilayered, and also the resistors and condensers are multilayered. FIG. 1 illustrates a conceptual sectional view of a multilayer circuit board manufactured by the conventional method. The multilayer circuit board is manufactured as follows. On an insulative printing substrate 1 of ceramics, a lower interconnection conductor 2, a lower resistor electrode 3, a lower condenser lower electrode 4 and an upper electrode terminal 5 are formed of a conductor paste. A lower resistor 6 is formed of a resistor

paste. A lower condenser layer 7 is formed of a dielectric paste, and an upper electrode 8 for the lower condenser is formed of a conductor paste. Thus, the lower circuit is formed. Then, on the entire surface of the lower circuit except on the interconnection part to the upper circuit, an insulating paste, such as crystallized glass or others, is printed to thereby form an inter-layer insulating layer 9. A conductor paste is printed to thereby form an interconnection with the lower circuit via a through-hole 10 while forming an upper interconnection conductor 11 and an upper resistor electrode 12. A resistor paste is printed to form an upper resistor 13.

However, the thus-formed multilayer circuit board usually requires a film thickness of 50 - 40 µm so as to prevent the short-circuit of the thick-film condenser and to obtain high voltage resistance, and to this end, the insulating layer covering the condenser is convex and cannot have the surface planarized. Resultant problems are print blurs of the interconnection conductor overlaid over the convex insulating layer, scatter increase of the resistance value of the resistors, defective connections of mounted parts (not illustrated), restrictions of the circuit design for not forming the circuit convex, and other problems.

An object of the present invention is to provide a method for manufacturing a multilayer circuit board, which is free from the problems of the conventional art and planarizes the surface of the inter-layer insulating film formed on the condenser.

To achieve the above-described object, the present invention manufactures the multilayer circuit board illustrated in FIG. 2. That is, the present invention is characterized in that a lower resistor 6 and a condenser layer 7 are formed, then an inter-layer insulating layer 9' is formed in a thickness which is to be even with a height of the condenser layer except on the connection to an upper circuit and except on the connection

to the condenser layer 7 and the upper electrode 8 of the condenser, and then an upper electrode for the condenser is formed.

Example 1

A 96% Al₂O₃ sintered substrate was used, and the multilayer circuit board illustrated in FIG 2 was formed as follows. That is, on the Al2O₂ substrate 1, an Aq-Pd type conductor paste was printed and sintered at 850°C for 10 minutes to form the lower interconnection conductor 2, the lower resistor electrode 5 and the lower electrodes 4 for the lower condenser. Then, an RuO2-glass type resistor paste and a BaTiO3-glass type dielectric paste and sintered at 900°C for 10 minutes to form the lower resistor 6 and the lower condenser layer 7. Then, a crystallized glass paste was printed except on the condenser laver and the connections to the upper circuit and to the condenser upper electrode so that the inter-layer insulating layer 9' is even with a height of the condenser layer and then was dried at 150°C for 10 minutes. Then, an Ag-Pd type conductor paste was printed and sintered at 850°C for 10 minutes to form the lower condenser upper electrode 8, the intermediate interconnection conductor 14 and the conductor in the through-hole 10. Furthermore, said crystallized glass paste was printed except on the connections to the upper circuit and dried at 150°C for 10 minutes. Then, An Ag-Pd type conductor paste was printed and sintered at 850°C for 10 minutes to form the inter-layer insulating layer 9", the upper interconnection conductor 11, the upper resistor electrode 12 and the conductor in the through-hole 10. Next, an RuO2-glass type resistor paste was printed and sintered at 850°C for 10 minutes to form the upper resistor 15.

At this time, the insulating layer with the condenser formed below was planarized, and the scatter $(3\sqrt{X}\times 100)$ of the resistance value of the resistors on this insulating layer was ±8%, which was a small scatter equal to the scatter of the resistors formed on the Al₂O₃ substrate. On the other hand,

the resistors formed by the conventional method had the shape broken, and the scatter of the resistance value was so large as±50%. Inthe conventional method, the conductors were thinned or broken at the bottom of the convex portions of the insulating layer. However, in the present invention, good and fine interconnections free from these defects were formed.

Furthermore, although not especially illustrated, the inter-layer insulating layer was planarized, which permitted mounted parts, such as ICs, transistors, diodes, etc., to be connected in good condition without breakage.

Example 2

As an insulative printing substrate, a green sheet was used, and the multilayer circuit board illustrated in FIG. 2 was formed as follows. The green sheet (non-sintered substrate) of a 10 mm-thickness was prepared by adding and slurry an organic polymer, a plasticizer and an organic solvent to a mixed powder of alumina of a average particle diameter of 2 - 3 µm or less, magnesia spinel, fine particles of calcium zirconate and fine particles of SiO2-PbO-Al2O3-CaO-BaO type glass and sheeted into the green sheet. This sheet was used as the printing substrate 1. On this printing substrate 1. an Ag-Pd type conductor paste was printed to form the lower interconnection conductor 2, the lower resistor electrode 3, and the dried film of the lower condenser lower electrode 4. Then, an RuO2-glass type resistance paste and a BaTiO2-glass type dielectric paste were printed to form the lower resistor 6, the dried film of the lower condenser layer 7. Then, an insulating paste of the mixed powder of the green sheet is printed except on the condenser layer and the connections to the upper layer circuit and to the condenser upper electrode so that the inter-layer insulating layer 9' can be even with a height of the condenser layer. After dried, an Ag-Pd type paste was printed to form the lower condenser upper electrode 8, the intermediate interconnection conductor 14, and the conductor in the through-hole 10. Furthermore, said insulating

paste is printed except on the connection to the upper circuit and is air-dried, an Ag-Pd type conductor paste was printed, and an RuO_2 -glass type paste was printed to form the upper interconnection conductor 11, the dried film of the upper resistor electrode 12, the conductor in the through-hole 10 and the dried film of the upper resistors. The dried films of the conductor, the resistor, the condenser and the insulating layer multi-layered on the green sheet were collectively thermally processed, retained at 850°C for 10 minutes in a thick belt furnace for air-sintering.

In the present example as well, the surface of the insulating layer with the condenser formed below was planarized, the scatter of the resistance value of the resistors can be small, good fine interconnections could be formed.

According to the present invention, the inter-layer insulating layer is free from convexity which is due to the thickness of the lower circuit especially the thick-film condenser and has the surface planarized, the upper circuit can be formed all over the surface of the insulating layer, the interconnections are free from thinning and breakage due to the print blur of the interconnection conductors, and the scatter of the resistance value of the resistors is substantially equal to that given by the usual thick-film technique. The connections of the mounted parts can be good.

4. Brief Description of the Drawings

FIG. 1 is a sectional view of one example of the multilayer circuit board prepared by the conventional method. FIG. 2 is a sectional view of one example of the present invention.

- 1: insulative printing substrate
- lower interconnection conductor
- 3: lower resistor electrode
- 4: lower condenser lower electrode
- 5: lower condenser upper electrode terminal

- 6: lower resistor
- 7: lower condenser layer
- 8: lower condenser upper electrode
- 9: inter-layer insulating layer
- 10: through-hole
- 11: upper interconnection conductor
- 12: upper resistor electrode
- 13: upper resistor
- 14: intermediate interconnection conductor

(9) 日本国特許庁 (JP)

10 特許出願公開

⑩公開特許公報(A)

昭258---180093

⑤ Int. Cl.³
 H 05 K 3/46
 H 01 L 27/01
 H 05 K 1/16

識別記号

庁内整理番号 6465-5F 6370-5F 6370-5F 砂公開 昭和58年(1983)10月21日

発明の数 1 審査請求 未請求

(全 3 頁)

9多層回路板の製造方法

②特 願 昭57-62396 ②出 願 昭57(1982)4月16日 ②発 明 者 戸崎博己

横浜市戸塚区吉田町292番地株 式会社日立製作所生産技術研究 所内 ⑩発 明 者 杉下信行

横浜市戸塚区吉田町292番地株 式会社日立製作所生産技術研究 所内

②出 願 人 株式会社日立製作所東京都千代田区丸の内1丁目5

番1号 砂代 理 人 弁理士 薄田利幸

明 総 書

- 発明の名称 多層回路板の製造方法

2 特許請求の範囲

コンデンサを内装する礼成集機 回路の多層 基板の製造方法において、 絶縁性印刷著体上 にコンギンサ用電板を含む配製 導体を形成し、 当設 電板を表って動電体を配設し、 跡電体な らびに上層回路のの 扱 扱用 導体部を除いて絶 緑層を形成して 誘電体 との高さを等しくした 後、コンデンサ用対向電板を形成することを 特象とする多層 固板の製造方法。

5 発験の結構を10個

本発明は、配製導体のみならず拡抗体・コン デンサを多層化した多層過路板の製造力法に係 り、特に、コンデンサの電極の形成力法に関す。

高密度に実験した単調ハイブリッド J C あるいに厚葉をジュールを製作するために、場体配制の多層化のみならず、批抗体やコンテンサの多角化が行なわれ、断1 図に従来の方法で製作

した多層回路板の様式断面を示す。この多層回 路板は次のようにして作成される。則ち、セラ ミックスの銃器性印刷用系体1上に導体ベース トを用いて下層配銀導体2、下層抵抗体用電極 3、そして下層コンデンサ用下部電板 4 および 上部電板用端子5を形成し、抵抗体ペーストを 用いて下層抵抗体も、鉄貫体ペーストを用いて 下降コンデンサルフを形成し、導体ペーストを 用いて下層コンデンサ用上部電振8を形成して 下層回路を形成する。次いで、上層回路への姿 統部を除いて下層回路の全面にわたって、結晶 化ガラス等の終盤ペーストを印刷して展開発量 膳 9 を形成し、導体ペーストを印刷してスルー ホール10により下海回路との導通をとるととも IC、上層配線導体 11、上層抵抗体用電板 12 を 形成し、抵抗ペーストを印刷して上層抵抗体15 を形成する。

しかし、このようにして形成する多層回路を では、原調コンデンサの短縮をなくし、また、 高耐電圧を得るために通常 50~40 *** の調厚を

本発明の目的は、肌配従来技術の欠点を無く し、コンデンサ上に形成する層間絶縁層の表面 を平均化するための多層固略様の製造方法を提 供するにある。

本発明は、上配目的を達成するため、第 2 覧に示すような多層図路板とすることにある。即ち、本発明の特数は、下層の抵抗体 6 およびご 校・アルット 7 なりでは、上層回路 への接続 1 なりで 1 なりが 1 なりが 1 なりが 1 なりが 1 なりが 2 な

さらに、特に協示しないが、 海間絶縁 層が平 現化されるため、 1 C、トランジスタ・ダイオ ード等の搭載部品の扱続も断線なく良好にでき 客施例1

96 \$ 11.0, 鏡結基板を用い、餌2図に示す多 層固路板を次に示すようにして作成した。則ち、 Ac, O, 基板 1 上に Ag-Pd 采導体ペーストを印刷 し、850℃で10分開焼成して下海配搬導体2. 下層抵抗体角監極 5、下層 コンデンサ用下部電 値4を形成した。次に KuO。—ガラス系扱抗ベー スト、および BaTiO, -ガラス系務置体ペースト を印刷し、 900℃で 10分間焼成して下層抵抗体 6、下層コンデシサ層 7を形成した。その後、 コンデンサ層、上層同路およびコンデンサルト 部電極との接続部を除いて層間絶験層ががコン テンサ層の高さと同一となるよう結晶化ガラス ペーストを印刷し、150℃で10分間乾燥後、 Ag-Fd 呆導体ペーストを印刷し、850℃で10分 間焼成して下層コンデンサ用上部電極8、中間 層配製導体 14 およびスルーホール 10 内への導 体の形成を行なった。さらに、上層回路との姿 統部を除いて前配結晶化ガラスペーストを出向 し、 150 C で 10 分間 乾燥 後、 Ag-Pd 采導体ペー

た。

実施例2

絶敏性印刷基体としてグリーンシートを用い、 餌・2 図に示す多層回路板を次に示すようにして 作成した。早均粒径が 2~5 μπ 以下のアルミナ、 マグネシアスピネル、ジルコン酸カルシウムの 敬粉末と、SiOz-PbU-AL,Oz-CaU-BaU 系ガラ ス数粉末からなる混合粉末に有機高分子。可塑 剤および有機磨剤を加えて死しょう化し、シー ト化して 10m厚のグリーンシート (未焼成板) を形成してこれを印刷基体1とした。この上に、 Ag-Pd 采導体ペーストを印刷し、下層配報導体 2、下層抵抗体角電板5、下層コンデンサ角下 部電極4の乾燥器を形成した。次にKuU。ーガラ ス系抵抗ペーストおよび BaTiO, -ガラス系鋳電 体ペーストを印刷し、下層抵抗体 6、下層コン デンサ層 7 の乾燥膜を形成した。その後コンデ ンサル、上層回路およびコンデンサ用上部電極 との姿統部を除いて、乾燥後の層間絶無層がが コンデンサ階の高さと同一となるようグリーン

14開曜58-180093 (3)

シートの混合 初末の絶験ペーストを印動 1 下海 2 元 2 放 2 校 3 元 4 9 元 4 米 4 4 ペーストを印 3 元 2 元 2 元 4

本 実 期 例 に おい て も、 コンデン サ を 下 層 に 有 ず る 絶 解 層 淡 质 は 平 姐 化 さ れ、 独 玩 体 の 推 抗 値 は ち つ き を 小 さ く し 、 良 好 な 微 能 配 触 も 形 成 で き た。


本発明によれば、下層回路の特に厚膜コンデ ンサの厚さによる順間絶縁層の凸状部がなくな

4 図面の簡単な説明

第1図は、従来方法による多層回路後の一例 を示す断面図、第2図は本発明の実施例を示す 断面図である。

- 1:絶縁性印刷用基体 2:下層配綴導体
- 3:下層抵抗体用電極
- 4:下層コンデンサ用下部電極
- 5:下層コンデンサ用上部電極端子
- 6:下層抵抗体 7:下層コンデンサ層
- 8:下層コンデンサ用上部電標
- 9: 淄間絶録淄 10: ス・ルーホール
- 11 :上眉配級導体 12 :上層抵抗体用電額
 - :上層抵抗体 14:中間層配線達体

代理人弁理士 澤 田 利 等



7 2 5 4 3